- 您现在的位置：买卖IC网 > Sheet目录331 > IPTR-DSPBUILDER (Altera)DSP BUILDER SOFTWARE
18–6
Table 18–4. Avalon-MM Slave Block Parameters
Chapter 18: Interfaces Library
Name
Address Alignment
Address Type
Data Type
[number of bits].[]
[].[number of bits]
Allow Byte Enable
Allow Flow Control
Allow Pipeline
Transfers
Wait-State Format
Value
Native, Dynamic
Read, Write,
Read/Write
Signed Integer,
Signed Fractional,
Unsigned Integer
>= 0
(Parameterizable)
>= 0
(Parameterizable)
On or Off
On or Off
On or Off
Fixed, Variable
Description
Use native address alignment or dynamic bus sizing.
The address type for the bus.
The number format of the bus.
Specifies the number of bits to the left of the binary point, including the sign
bit. Read and write buses must have the same number of bits.
Specifies the number of bits to the right of the binary point. This parameter
applies only to signed fractional buses.
Turn on to use the Byte Enable signal. This option is available only when
the address type is set to Write or Read/Write .
Turn on to enable flow control. Flow control allows a slave port to regulate
incoming transfers from a master port, so that a transfer only begins when
the slave port indicates that it has valid data or is ready to receive data.
Turn on to allow pipeline transfers. Pipeline transfers increase the bandwidth
for synchronous slave peripherals that require several cycles to return data
for the first access, but can return data every cycle thereafter. This option is
available only when the address type is set to Read or Read/Write .
The required wait-state format.
Read Wait-State Cycles 0–255
Write Wait-State Cycles 0–255
Specifies the number of read wait-state cycles. This option is available only
when the wait-state format is set to Fixed.
Specifies the number of write wait state cycles. This option is available only
when the wait-state format is set to Fixed.
Read Latency Format
Read Latency Cycles
Allow Burst Transfers
Maximum Burst Size
Output IRQ
Receive BeginTransfer
Use Chip Select
DSP Builder Handbook
Fixed, Variable
0–8
On or Off
4–2 32
On or Off
On or Off
On or Off
The required read latency format. This option is available only when Allow
Pipeline Transfers is on.
Specifies the pipeline read latency. Latency determines the length of the data
phase, independently of the address phase. For example, a pipelined slave
port (with no wait-states) can sustain one transfer per cycle, even though it
may require several cycles of latency to return the first unit of data. This
option is available only when Allow Pipeline Transfers is on and Fixed read
latency format is set.
Turn on to allow burst transfers. A burst executes multiple transfers as a unit,
and maximize the throughput for slave ports that achieves the greatest
efficiency when handling multiple units of data from one master port at a
time.
Specifies the maximum width of a burst transfer. This option is available only
when Allow Burst Transfer is on.
Turn on to enable interrupt requests from the slave port.
Turn on to receive begintransfer signals.
Turn on to enable the chipselect signal.
November 2013 Altera Corporation
Volume 2: DSP Builder Standard Blockset
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IR11662SPBF
IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF
IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF
IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF
IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR
IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF
IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET
功能描述:开发软件 Triple Spd Ethernet MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF
功能描述:开发软件 3x Spd Ethernet MAC MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970
制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G
功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG
制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK
制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件